
Approaching Ideal NoC Latency with Pre-Configured Routes


George Michelogiannakis, Dionisios Pnevmatikatos and Manolis Katevenis Institute of Computer Science (ICS) Foundation for Research & Technology - Hellas (FORTH) P.O.Box 1385, Heraklion, Crete, GR-711-10 GREECE Email: {mihelog,pnevmati,kateveni}@ics.forth.gr


Introduction

- Problem: Latency NoCs impose.
- <u>Motivation</u>: Latency introduced to every communication pair.
- Past work: Achieves 1 cycle/hop at 500 MHz.
- We extend speculation to routing decisions.
- <u>Goal</u>: Approach buffered wire latency.
 - Fraction of cycle/hop.

Our Ap	proach	
	135 ps	
130 nm library	1 mm	










400 ps good scenario; 1 cycle otherwise.


Preferred Paths


- Each output has one preferred input.
- This pref. I/O pair is connected by a single *pre-enabled* tri-state driver.
- Pre-enabling is crucial:
 - 200 ps pre-enabled mux; 500 ps otherwise.
- Later check if flits correctly forwarded.
- Thus, preferred paths are formed.
 - Reconfigurable at run-time.
 - Custom routes (shapes) allowed.















12










- <u>Dead flits</u>: Incorrectly eagerly forwarded.
 - Terminated at end of preferred path.
- Switch resembles a buffered crossbar.




Routing Algorithm

- Deterministic routing employed.
- Non-preferred paths follow XY routing.
- We slightly modify XY routing to handle preferred paths:
 - Flit correctly eagerly forwarded if it approaches the destination in any axis.
 - Flit considered dead otherwise.


Routing Characteristics


- Flits in preferred paths may not follow XY routing.
- Duplicate copies of a flit may be delivered.
- XY routing.
- Pref. paths.




Routing Characteristics

- Flits in preferred paths may not follow XY routing.
- Duplicate copies of a flit may be delivered.
- XY routing.
- Pref. paths.






Bar Floorplan




- Would be 8x12:
 - <u>Vertical links drive</u> address inputs.
 - 2 PE data ports served by 1 switch port.

Bar Floorplan



Cross Floorplan



Layout Results

- 130 nm implementation library. Typical case.
- Pref. path latency:
 - 300-420 ps.
 - 450-500 ps (incl. 1mm).
- 1 cycle/node otherwise.
- Past work: 1 cycle/node at 500 MHz.

Clock frequency	667 MHz
Flit width	39
FIFO lines	2
Number of FIFOs	30
Bar area overhead	13%
Cross area overhead	18%
Number of cells	15 K
Number of gates	45 K
Total dynamic power	80 mW

Advanced Issues

- Deadlock & livelock freedom.
 - Constraints to prevent circle.
 - Keep NoC functional in any case.
- Out-of-order delivery of flits in the same packet.
 - Apply reconfiguration at a "safe" time.
- Adaptive routing.

Future Work

 Synchronization issues – A flit may arrive at any time.

- Impose preferred path constraints.
- Implement switch asynchronously.
- Evaluation in complete system.
- Implement fault-tolerance.

Conclusion

- We approach ideal latency.
 - By pre-enabled tri-state paths.
- Our NoC is a generalized "madpostman" [C. R. Jesshope et al, 1989].
- Our NoC is easily generalized topology may need to be changed.
- Past NoC research can be applied for further optimizations.