ICS - CARV: Pipelined memory demo
ICS > CARV > R & D activities > Pipelined memory demo  Site Map.Search.Help.GreekEnglish

.Printer friendly version

 Computer Architecture and VLSI Systems Laboratory

Pipelined Memory Demo

This is a novel memory organization that provides a high-throughtput storage for shared-buffering switches. It has been used in the Telegraphos switch and in the ATLAS-I single chip ATM switch. More information about the memory can be found in the following paper:

M. Katevenis, P. Vatsolaki, A. Efthymiou: Pipelined Memory Shared Buffer for VLSI Switches . In Proceedings of the ACM SIGCOMM '95 Conference Cambridge, Massachusetts, USA, August 1995. Available: compressed PostScript (82 kB).


Pipeline Memory Organization (click to start or pause):

 

 
© Copyright 2007 FOUNDATION FOR RESEARCH & TECHNOLOGY - HELLAS, All rights reserved.