Main content
|
Contact info
SEARCH
Ελληνικά
Home page
INFORMATION
CARV
Home - R&D Areas
People
Projects
Downloads
Publications
Events & News
Job Opportunities
School Education
Contact Info
R&D DIVISIONS
Research Laboratories
Bio-Informatics (BIL)
Computational Medicine (CML)
Computer Architecture and VLSI Systems (CARV)
Computational Vision and Robotics (CVRL)
Distributed Computing Systems (DCS)
Human - Computer Interaction (HCI)
Centre for Universal Access and Assistive Technologies (CUA-AT)
Information Systems (ISL)
Centre for Cultural Informatics (CCI)
Signal Processing Laboratory (SPL)
Telecommunications and Networks (TNL)
Programmes
Ambient Intelligence (AMI)
Information Security (Infosec)
Departments
Center for eHealth Applications and Services
W3C Office in Greece
Education and Training (DET)
Registry of the [.gr] Domain Names
Systems and Networks (DSN)
FORTH Cert
Library
ASPIDA ASIC SYNTHESIS, PLACE AND ROUTE
ASPIDA Synthesis, Place and Route(ASIC)
Synthesis
Synopsys DC
Execute script
synopsys_script.sdc
Execute script
synopsys_script_ungroup.sdc
Cadence SOC Encounter
Execute script
uniquify_script
Place and Route
Cadence SOC Encounter
Execute script
scripts/00-LoadConfig.enc
Execute script
scripts/01-LoadTimingConstraints.enc
Execute script
scripts/04-Floorplanning.enc
From the
scripts/05-PowerPlanning.enc
script put the hallo and place the memories to the northwest and southwest corners of the chip.
Execute the next commands and after the addstripes command move the stripes near to memory until they reach the memory hallo.
Then execute the rest commands of the script.
Execute script
scripts/08-Placement.enc
Execute script
scripts/09-ClockTreeSynthesis.enc
Execute script
scripts/10-PowerRouting.enc
Execute script
scripts/11-TrialRouting.enc
Execute script
scripts/13-FixViolationsIPO.enc
Execute script
scripts/14-Routing.enc
Execute script
scripts/15-Finalise.enc
Required files map: