|
Asynchronous Circuit and System Design Group | ||
Asynchronous Open-Source DLX Processor (ASPIDA)
 
 In the images above you can see the development
experimental setup. Clicking on an image will show it in actual size.
The first image shows the Digilab Digilent2E development board which was used for the implementation. The next two pictures show snapshots of the demo running. The asynchronous ASPIDA DLX is programmed onto the Xilinx Spartan IIE device on the board, along with a synchronous VGA monitor driver. The first picture is a snap of the monitor and the board used, whereas the other also includes the digital analyser, which we used for debugging purpose. |
|||
About CARV | People | Packet Switch Architecture | Advanced Computing Systems | Asynchronous Circuits and Systems | Scalable Systems and Networks | News | Publications | Contact Info
Site Map | Search | Help | Greek | English
Last revision date: 04 Oct, 2005 by webmaster@ics.forth.gr
Last Content revision date: 04 Oct, 2005 by Asynchronous Circuits and Systems Group.
URL: http://www.ics.forth.gr/carv/async/news.html
